
2-2 EP7309/11/12 User’s Manual - DS508UM4
Copyright Cirrus Logic, Inc. 2003
CPU Core
2
Block Diagram
Detailed block diagram of the core is shown below.
Programming Examples
;*****************************************************************************
; Set up the MMU. Start by flushing the cache and TLB.
;*****************************************************************************
;
ldr r0, =0x00000000
mcr p15, 0, r0, c5, c0 ; co-processor register c5
mcr p15, 0, r0, c7, c0 ; co-processor register c7
;
;*****************************************************************************
; Set user mode access for all 16 domains.
;*****************************************************************************
Figure 2-1. ARM720T Block Diagram
MMU 8KbyteCache
ARM7TDMI
CPU
AMBA
Interface
System
Control
Coprocessor
WriteBuffer
AMBA
address
AMBA
data
Internal Data Bus
Virtual Address Bus
Coprocessor
Interface
JTAG
Debug
Interface
Kommentare zu diesen Handbüchern