Copyright Cirrus Logic, Inc. 2011(All Rights Reserved)http://www.cirrus.com20-Pin, 24-Bit, 192 kHz, 6-Channel D/A ConverterFeatures Multi-Bit Delta
10CS4361Confidential Draft9/30/11sclkhtslrstslrdtsdlrstsdhtsclkltSDATASCLKLRCKFigure 3. External Serial Mode Input TimingSDATA*INTERNAL SCLKLRCKsclkw
11CS4361Confidential Draft9/30/113. TYPICAL CONNECTION DIAGRAMDEM/SCLK14AudioDataProcessorExternal ClockMCLKGNDCS4361SDIN1LRCKVLAOUT1625710.1 µF+1µF19
12CS4361Confidential Draft9/30/114. APPLICATIONSThe CS4361 accepts data at standard audio sample rates including 48, 44.1 and 32 kHz in SSM, 96, 88.2
13CS4361Confidential Draft9/30/11 LRCKSCLKLeft ChannelRight ChannelSDATA +3 +2 +1LSB+5 +4MSB-1 -2 -3 -4 -5+3 +2 +1LSB+5 +4MSB
14CS4361Confidential Draft9/30/114.3 De-EmphasisThe CS4361 includes on-chip digital de-emphasis. Figure 11 shows the de-emphasis curve for Fs equal to
15CS4361Confidential Draft9/30/114.5 Initialization and Power-DownThe initialization and power-down sequence flow chart is shown in Figure 12. The CS4
16CS4361Confidential Draft9/30/114.6 Output Transient ControlThe CS4361 uses Popguard technology to minimize the effects of output transients during p
17CS4361Confidential Draft9/30/114.9 Mute ControlThe MUTEC pin is intended to be used as control for an external mute circuit in order to add off-chip
18CS4361Confidential Draft9/30/115. PERFORMANCE PLOTSFigure 14. Single-Speed Stopband Rejection Figure 15. Single-Speed Transition BandFigure 16. S
19CS4361Confidential Draft9/30/11Figure 18. Double-Speed Stopband Rejection Figure 19. Double-Speed Transition BandFigure 20. Double-Speed Transiti
2CS4361Confidential Draft9/30/11TABLE OF CONTENTS1. PIN DESCRIPTIONS ...
20CS4361Confidential Draft9/30/11Figure 22. Quad-Speed Stopband Rejection Figure 23. Quad-Speed Transition Band0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0
21CS4361Confidential Draft9/30/116. PARAMETER DEFINITIONSTotal Harmonic Distortion + Noise (THD+N)The ratio of the rms value of the signal to the rms
22CS4361Confidential Draft9/30/117. PACKAGE INFORMATION Notes:1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but
23CS4361Confidential Draft9/30/118. ORDERING INFORMATIONProduct Description Package Pb-Free Grade Temp Range Container Order #CS436120-pin, 24-bit, 19
24CS4361Confidential Draft9/30/119. REVISION HISTORYRelease ChangesA1 Initial Release.A2 Correction to PDF file size.F1 Removed VA = 3.3 V operation.U
3CS4361Confidential Draft9/30/11LIST OF FIGURESFigure 1.Equivalent Output Test Load ...
4CS4361Confidential Draft9/30/111. PIN DESCRIPTIONS Pin Name # Pin DescriptionSDIN1SDIN2SDIN3234Serial Audio Data Input (Input) - Input for two’s comp
5CS4361Confidential Draft9/30/112. CHARACTERISTICS AND SPECIFICATIONSRECOMMENDED OPERATING CONDITIONSAGND = 0 V; all voltages with respect to ground.A
6CS4361Confidential Draft9/30/11DAC ANALOG CHARACTERISTICS - COMMERCIALTest Conditions (unless otherwise specified). VA = 5.0 V, VL = 3.3 V, and TA =
7CS4361Confidential Draft9/30/11COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSEThe filter characteristics have been normalized to the samp
8CS4361Confidential Draft9/30/11DIGITAL INPUT CHARACTERISTICS6. RST pin has an input threshold relative to VL, but is VA tolerant.7. Iin for LRCK is ±
9CS4361Confidential Draft9/30/11SWITCHING CHARACTERISTICS - SERIAL AUDIO INTERFACE11. Not all sample rates are supported for all clock ratios. See tab
Kommentare zu diesen Handbüchern