Copyright © Cirrus Logic, Inc. 2006(All Rights Reserved)http://www.cirrus.comCS4373ALow-power, High-performance ∆Σ Test DACFeaturesz Digital ∆Σ Input
CS4373A10 DS699F2DC DIFFERENTIAL MODE 5Notes: 19. DC differential output is chopper stabilized and includes low-level 32 kHz out-of-band noise which i
CS4373ADS699F2 11AC COMMON MODE 6Notes: 20. No AC common mode signal is output at 1/64 attenuation due to the attenuator architecture.21. Common mode
CS4373A12 DS699F2DIGITAL CHARACTERISTICSNotes: 22. Device is intended to be driven with CMOS logic levels.23. TDATA is generated by the test bit strea
CS4373ADS699F2 13DIGITAL CHARACTERISTICS (CONT.)Notes: 25. MCLK is generated by the CS5376A digital filter. If MCLK is disabled, the device automatica
CS4373A14 DS699F2DIGITAL CHARACTERISTICS (CONT.) MCLKMSYNCtTDATA0(2.048 MHz)(256 kHz)SYNCFigure 2. System Timing DiagramMCLKMSYNCtTDATA0(2.048 MHz)
CS4373ADS699F2 15POWER SUPPLY CHARACTERISTICS Notes: 28. All outputs unloaded. Digital inputs forced to VD or DGND respectively.29. Power supply rejec
CS4373A16 DS699F22. GENERAL DESCRIPTIONThe CS4373A is a differential output digital-to-analog converter with multiple operationalmodes and programmabl
CS4373ADS699F2 173. SYSTEM DIAGRAMS Figure 6. Connection DiagramCS4373ATDATACAP+CAP-BUF+BUF-OUT+OUT-MCLKMSYNCDGNDMODE1MODE2ATT0ATT1MODE0ATT2VA-2.5
CS4373A18 DS699F24. POWER MODESThe CS4373A has four power modes. AC testmodes and DC test modes are operationalmodes, while the power down and sleepmo
CS4373ADS699F2 195. OPERATIONAL MODESThe CS4373A has six operational modes andtwo sleep modes selected by the MODE2,MODE1, and MODE0 pins.5.1 Sleep Mo
CS4373A2 DS699F2TABLE OF CONTENTS1. CHARACTERISTICS AND SPECIFICATIONS ... 42.
CS4373A20 DS699F2For the opposite case:SIG+ = -0.15 V - 1.25 V = -1.4 VSIG- = -0.15 V + 1.25 V = +1.1 VSIG+ is -2.5 V relative to SIG-So the total swi
CS4373ADS699F2 21In DC differential output mode (MODE 5) thelevel-shifting buffer circuitry adds low-level32 kHz switched-capacitor noise to the DCout
CS4373A22 DS699F26. DIGITAL INPUTSThe CS4373A is designed to operate with theCS5376A digital filter. The digital filter gener-ates one-bit ∆Σ test bit
CS4373ADS699F2 23surement events, thereby synchronizing ana-log sampling across a measurement network.The timing accuracy of the input SYNC signalfrom
CS4373A24 DS699F27. ANALOG OUTPUTSThe CS4373A has multiple differential analogoutputs. The best possible analog perfor-mance is achieved from the prec
CS4373ADS699F2 25When enabled, attenuation is applied to boththe OUT and BUF differential analog outputs.The OUT± pins connect directly into the inter
CS4373A26 DS699F28. VOLTAGE REFERENCEThe CS4373A requires a 2.500 V precisionvoltage reference to be supplied to the VREF±pins.8.1 VREF Power SupplyTo
CS4373ADS699F2 278.4 VREF Input ImpedanceThe switched-capacitor input architecture ofthe VREF± inputs results in an input imped-ance that depends on t
CS4373A28 DS699F29. POWER SUPPLIESThe CS4373A has a positive analog powersupply pin (VA+), a negative analog powersupply pin (VA-), a digital power su
CS4373ADS699F2 29rejected as specified in thePower Supply Characteristics table.9.4 SCR Latch-upThe VA- pin is tied to the CS4373A CMOSsubstrate and m
CS4373ADS699F2 3LIST OF FIGURESFigure 1. Digital Input Rise and Fall Times ...
CS4373A30 DS699F210. TERMINOLOGY• Signal-to-Noise Ratio (Dynamic Range) - Ratio of the rms magnitude of the full-scale signal to the integratedrms noi
CS4373ADS699F2 3111. PIN DESCRIPTION1234567821222324252627289101112 171819201314 1516Positive Capacitor Output CAP+Negative Capacitor Output CAP-Posit
CS4373A32 DS699F2ATT2, ATT1,ATT022, 23,24I Attenuation Range. Selects the output attenuation range.MODE2, MODE1, MODE025, 26,27I Mode Selection. Deter
CS4373ADS699F2 3312. PACKAGE DIMENSIONSNotes: 1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold
CS4373A34 DS699F213.ORDERING INFORMATION 14.ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION* MSL (Moisture Sensitivity Level) as specified by
CS4373A4 DS699F21. CHARACTERISTICS AND SPECIFICATIONS• Min / Max characteristics and specifications are guaranteed over the Specified Operating Condit
CS4373ADS699F2 5TEMPERATURE CONDITIONSABSOLUTE MAXIMUM RATINGSWARNING: Operation at or beyond these limits may result in permanent damage to the devic
CS4373A6 DS699F2ANALOG CHARACTERISTICS Notes: 6. Maximum integrated noise over the measurement bandwidth for the voltage reference device attached to
CS4373ADS699F2 7AC DIFFERENTIAL MODES 1, 2, 3Notes: 10. Maximum amplitude for operation above 100 Hz. A reduced amplitude for higher frequencies is re
CS4373A8 DS699F2AC DIFFERENTIAL MODES 1, 2, 3 (CONT.) Notes: 15. Specification measured using CS3301A amplifier at corresponding gain with the CS5371
CS4373ADS699F2 9DC COMMON MODE 4Parameter Symbol Min Typ Max UnitDC Common Mode CharacteristicsCommon Mode Output VDCCM- (VA-)+2.35 -VCommon Mode Dri
Kommentare zu diesen Handbüchern