Cirrus-logic CS42428 Bedienungsanleitung

Stöbern Sie online oder laden Sie Bedienungsanleitung nach Hardware Cirrus-logic CS42428 herunter. Cirrus Logic CS42428 User Manual Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 72
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 0
Copyright Cirrus Logic, Inc. 2014
(All Rights Reserved)
http://www.cirrus.com
114 dB, 192-kHz 8-Ch CODEC with PLL
Features
Eight 24-bit D/A, two 24-bit A/D Converters
114 dB DAC / 114 dB ADC Dynamic Range
-100 dB THD+N
System Sampling Rates up to 192 kHz
Integrated Low-Jitter PLL for Increased System
Jitter Tolerance
PLL Clock or System Clock Selection
7 Configurable General-Purpose Outputs
ADC High-Pass Filter for DC Offset Calibration
Expandable ADC Channels and One-Line
Mode Support
Digital Output Volume Control with Soft Ramp
Digital ±15 dB Input Gain Adjust for ADC
Differential Analog Architecture
Supports Logic Levels between 1.8 V and 5 V
General Description
The CS42428 provides two analog-to-digital and eight
digital-to-analog delta-sigma converters, as well as an
integrated PLL.
The CS42428 integrated PLL provides a low-jitter sys-
tem clock. The internal stereo ADC is capable of
independent channel gain control for single-ended or
differential analog inputs. All eight channels of DAC pro-
vide digital volume control and differential analog
outputs. The general-purpose outputs may be driven
high or low, or mapped to a variety of DAC mute con-
trols or ADC overflow indicators.
The CS42428 is ideal for audio systems requiring wide
dynamic range, negligible distortion and low noise, such
as A/V receivers, DVD receivers, and digital speakers.
The CS42428 is available in a 64-pin LQFP package in
Commercial (-10° to +70° C) grades. The CDB42428
Customer Demonstration board is also available for de-
vice evaluation. Refer to Ordering Information” on
page 71.
PLL
Internal Voltage
Reference
RST
GPO1
AD0/CS
SCL/CCLK
SDA/CDOUT
AD1/CDIN
VLC
AOUTA1+
AOUTA1-
AOUTB1+
AOUTA3+
AOUTA3-
AOUTA2-
AOUTB2-
AOUTA2+
AOUTB2+
AOUTB1-
AOUTB3+
AOUTB3-
AOUTA4+
AOUTA4-
AOUTB4+
AOUTB4-
AINL+
AINL-
AINR+
AINR-
FILT+REFGND VQ
ADC#1
ADC#2
Digital Filter
Digital Filter
Gain & Clip
Gain & Clip
DAC_SCLK
DAC_LRCK
DAC_SDIN4
DAC_SDIN3
DAC_SDIN2
DAC_SDIN1
VLS
DGND VDOMCK RMCK LPFLT
INT
Control
Port
DAC#1
DAC#2
DAC#3
DAC#4
DAC#5
DAC#6
DAC#7
DAC#8
Digital Filter
Volume Control
GPO2
GPO3
GPO4
GPO5
GPO6
GPO7
MUTEC
Mute
Analog Filter
VA AGND
Mult/Div
GPO
Level Translator
DAC Serial Audio Port
ADC_SDOUT
ADCIN1
ADCIN2
ADC_LRCK
ADC
Serial
Audio
Port
ADC_SCLK
Level Translator
MAR '14
DS605F2
CS42428
Seitenansicht 0
1 2 3 4 5 6 ... 71 72

Inhaltsverzeichnis

Seite 1 - General Description

Copyright  Cirrus Logic, Inc. 2014 (All Rights Reserved)http://www.cirrus.com114 dB, 192-kHz 8-Ch CODEC with PLLFeatures Eight 24-bit D/A, two 24-bi

Seite 2 - TABLE OF CONTENTS

10 DS605F2CS42428D/A DIGITAL FILTER CHARACTERISTICS Notes:9. Response is clock dependent and will scale with Fs. Note that the response plots (Fig

Seite 3 - LIST OF FIGURES

DS605F2 11CS42428SWITCHING CHARACTERISTICS(TA = -10 to +70° C; VA = 5 V, VD =VLC= 3.3 V, VLS = 1.8 V to 5.25 V; Inputs: Logic 0 = DGND, Logic 1 = VLS

Seite 4

12 DS605F2CS42428SWITCHING CHARACTERISTICS - CONTROL PORT - I²C™ FORMAT(TA = -10 to +70° C; VA = 5 V, VD =VLS= 3.3 V; VLC = 1.8 V to 5.25 V; Inputs: L

Seite 5 - LIST OF TABLES

DS605F2 13CS42428SWITCHING CHARACTERISTICS - CONTROL PORT - SPI™ FORMAT (TA = -10 to +70° C; VA = 5 V, VD =VLS= 3.3 V; VLC = 1.8 V to 5.25 V; Inputs:

Seite 6 - ABSOLUTE MAXIMUM RATINGS

14 DS605F2CS42428DC ELECTRICAL CHARACTERISTICS(TA = 25° C; AGND=DGND=0, all voltages with respect to ground; OMCK=12.288 MHz; Master Mode)Notes:22. Cu

Seite 7 - ANALOG INPUT CHARACTERISTICS

DS605F2 15CS42428DIGITAL INTERFACE CHARACTERISTICS(TA = +25° C)Notes:26. Serial Port signals include: RMCK, OMCK, ADC_SCLK, ADC_LRCK, DAC_SCLK, DAC_LR

Seite 8

16 DS605F2CS424282. PIN DESCRIPTIONS Pin Name # Pin DescriptionDAC_SDIN1DAC_SDIN2DAC_SDIN3-DAC_SDIN41646362DAC Serial Audio Data

Seite 9 - ANALOG OUTPUT CHARACTERISTICS

DS605F2 17CS42428RST12Reset (Input) - The device enters a low power mode and all internal registers are reset to their default settings when low.AINR-

Seite 10

18 DS605F2CS424283. TYPICAL CONNECTION DIAGRAMS VLSVDAOUTA1+240.1 µF+10 µF100 µF0.1 µF++1718VQFILT+36370.1 µF4.7 µFVA+10 µF0.1 µF5153AOUTA1-AOUTB1+

Seite 11 - SWITCHING CHARACTERISTICS

DS605F2 19CS42428VLSVDAOUTA1+240.1 µF+10 µF100 µF0.1 µF++1718VQFILT+36370.1 µF4.7 µFVA+10 µF0.1 µF+1.8 Vto +5.0 V5153AOUTA1-AOUTB1+3534AOUTB1-AOUTA2+3

Seite 12

2 DS605F2CS42428TABLE OF CONTENTS1. CHARACTERISTICS AND SPECIFICATIONS ...

Seite 13 - FORMAT

20 DS605F2CS424284. APPLICATIONS4.1 OverviewThe CS42428 is a highly integrated mixed-signal 24-bit audio codec comprised of 2 analog-to-digital con-ve

Seite 14 - DC ELECTRICAL CHARACTERISTICS

DS605F2 21CS424284.2.2 High-Pass Filter and DC Offset CalibrationThe high-pass filter continuously subtracts a measure of the DC offset from the outpu

Seite 15

22 DS605F2CS424284.3.3 Digital Volume and Mute ControlEach DAC’s output level is controlled via the Volume Control registers operating over the range

Seite 16 - 2. PIN DESCRIPTIONS

DS605F2 23CS424284.4 Clock GenerationThe clock generation for the CS42428 is shown in the figure below. The internal MCLK is derived from theoutput of

Seite 17 - DS605F2 17

24 DS605F2CS424284.4.2 OMCK System Clock ModeA special clock-switching mode is available that allows the clock that is input through the OMCK pin to b

Seite 18 - 18 DS605F2

DS605F2 25CS42428When the device is clocked from OMCK, the frequency of OMCK must be at least twice the frequency ofthe fastest Slave Mode, SCLK. For

Seite 19 - DS605F2 19

26 DS605F2CS42428 Serial Inputs / OutputsDAC_SDIN1 left channel right channel

Seite 20 - 4. APPLICATIONS

DS605F2 27CS424284.5.2 Serial Audio Interface FormatsThe DAC_SP and ADC_SP digital audio serial ports support five formats with varying bit depths fro

Seite 21 - 4.3.2 Interpolation Filter

28 DS605F2CS42428 Left ChannelRight ChannelDAC_SDINxADC_SDOUT+3 +2 +1+5 +4-1-2 -3 -

Seite 22 - 4.3.4 ATAPI Specification

DS605F2 29CS42428DAC_LRCKADC_LRCKDAC_SCLKADC_SCLKLSBMSB20 clks64 clks 64 clksLSBMSB LSBMSB LSBMSB LSBMSB LSBMSB MSBDAC1 DAC3 DAC5 DAC2 DAC4 DAC620 clk

Seite 23 - 4.4 Clock Generation

DS605F2 3CS424286.7 Clock Control (address 06h) ...

Seite 24 - 4.4.4 Slave Mode

30 DS605F2CS424284.5.3 ADCIN1/ADCIN2 Serial Data FormatThe two serial data lines which interface to the optional external ADCs, ADCIN1 and ADCIN2, sup

Seite 25 - 4.5 Digital Interfaces

DS605F2 31CS424284.5.4 One-Line Mode (OLM) Configurations4.5.4.1 OLM Config #1One-Line Mode Configuration #1 can support up to 8 channels of DAC data,

Seite 26

32 DS605F2CS424284.5.4.2 OLM Config #2This configuration will support up to 8 channels of DAC data or 6 channels of ADC data and will handle upto 20-b

Seite 27 - 6543210987

DS605F2 33CS424284.5.4.3 OLM Config #3This configuration will support up to 8 channels of DAC data and 6 channels of ADC data. OLM Config #3will handl

Seite 28 - MSB LSB MSB LSB

34 DS605F2CS424284.5.4.4 OLM Config #4This One-Line Mode configuration can support up to 8 channels of DAC data on 2 DAC_SDIN pins and 2channels of AD

Seite 29 - ADC_SDOUT

DS605F2 35CS424284.6.1 SPI ModeIn SPI mode, CS is the CS42428 chip-select signal; CCLK is the control port bit clock (input into theCS42428 from the m

Seite 30

36 DS605F2CS42428impedance state). If the MAP auto-increment bit is set to 1, the data for successive registers will appearconsecutively.4.6.2 I²C Mod

Seite 31 - CS42426

DS605F2 37CS42428Receive acknowledge bit.Send stop condition, aborting write. Send start condition. Send 10011xx1(chip address & read operation).

Seite 32 - 4.5.4.2 OLM Config #2

38 DS605F2CS42428For applications where the output of the PLL is required to be low jitter, use a separate, low-noise analog+5 V supply for VA, decoup

Seite 33 - 4.5.4.3 OLM Config #3

DS605F2 39CS424285. REGISTER QUICK REFERENCEAddr Function 7 6 5 4 3 2 1 001hIDChip_ID3 Chip_ID2 Chip_ID1 Chip_ID0 Rev_ID3 Rev_ID2 Rev_ID1 Rev_ID0page

Seite 34 - 4.5.4.4 OLM Config #4

4 DS605F2CS42428Figure 16. ADCIN1/ADCIN2 Serial Audio Format ... 30F

Seite 35 - 4.6.1 SPI Mode

40 DS605F2CS4242813hVol. Control A3A3_VOL7 A3_VOL6 A3_VOL5 A3_VOL4 A3_VOL3 A3_VOL2 A3_VOL1 A3_VOL0page 53default0 0 00000 014hVol. Control B3B3_VOL7 B

Seite 36 - 4.6.2 I²C Mode

DS605F2 41CS4242823hInterrupt Mode LSBUNLOCK0 Reserved Reserved Reserved Reserved Reserved OF0 Reservedpage 57default0 0 00000 024h-27hReservedReserve

Seite 37 - 4.8 Reset and Power-Up

42 DS605F2CS424286. REGISTER DESCRIPTIONAll registers are read/write except for the I.D. and Revision Register, OMCK/PLL_CLK Ratio Register, Clock Sta

Seite 38

DS605F2 43CS424286.3 Power Control (address 02h)6.3.1 POWER DOWN PLL (PDN_PLL)Default = 0Function:When enabled, the PLL is held in a reset state. It i

Seite 39 - 5. REGISTER QUICK REFERENCE

44 DS605F2CS424286.4.2 ADC FUNCTIONAL MODE (ADC_FMX)Default = 0000 - Single-Speed Mode (4 to 50 kHz sample rates)01 - Double-Speed Mode (50 to 100 kHz

Seite 40 - Addr Function 7 6 5 4 3 2 1 0

DS605F2 45CS424286.5 Interface Formats (address 04h)6.5.1 DIGITAL INTERFACE FORMAT (DIFX)Default = 01Function:These bits select the digital interface

Seite 41 - DS605F2 41

46 DS605F2CS424286.5.4 CODEC RIGHT-JUSTIFIED BITS (CODEC_RJ16)Default = 0Function:This bit determines how many bits to use during Right-Justified Mode

Seite 42 - 6. REGISTER DESCRIPTION

DS605F2 47CS424286.6.4 INTERPOLATION FILTER SELECT (FILT_SEL)Default = 0Function:This feature allows the user to select whether the DAC interpolation

Seite 43 - 76543210

48 DS605F2CS424286.7 Clock Control (address 06h)6.7.1 RMCK DIVIDE (RMCK_DIVX)Default = 00Function:Divides/multiplies the internal MCLK, either from th

Seite 44

DS605F2 49CS424286.7.4 MASTER CLOCK SOURCE SELECT (SW_CTRLX)Default = 00Function:These two bits, along with the UNLOCK bit in register “Interrupt Stat

Seite 45

DS605F2 5CS42428LIST OF TABLESTable 1. Common OMCK Clock Frequencies ...

Seite 46

50 DS605F2CS424286.9 Clock Status (address 08h) (Read Only)6.9.1 SYSTEM CLOCK SELECTION (ACTIVE_CLK)Default = x0 - Output of PLL1 - OMCKFunction:This

Seite 47

DS605F2 51CS424286.10 Volume Transition Control (address 0Dh)6.10.1 SINGLE VOLUME CONTROL (SNGVOL)Default = 0Function:The individual channel volume le

Seite 48

52 DS605F2CS424286.10.3 AUTO-MUTE (AMUTE)Default = 10 - Disabled1 - EnabledFunction:The digital-to-analog converters of the CS42428 will mute the out

Seite 49

DS605F2 53CS424286.12 Volume Control (addresses 0Fh, 10h, 11h, 12h, 13h, 14h, 15h, 16h) 6.12.1 VOLUME CONTROL (XX_VOL)Default = 0Function:The Di

Seite 50

54 DS605F2CS424286.14.2 ATAPI CHANNEL-MIXING AND MUTING (PX_ATAPIX) Default = 01001Function:The CS42428 implements the channel-mixing functions of the

Seite 51 - RAMP_UP RAMP_DN

DS605F2 55CS424286.15 ADC Left Channel Gain (address 1Ch)6.15.1 ADC LEFT CHANNEL GAIN (LGAINX)Default = 00hFunction:The level of the left analog chann

Seite 52

56 DS605F2CS424286.17.2 DE-EMPHASIS SELECT BITS (DE-EMPHX)Default = 0000 - Reserved01 - De-Emphasis for 32 kHz sample rate.10 - De-Emphasis for 44.1 k

Seite 53

DS605F2 57CS424286.19 Interrupt Mask (address 21h)Default = 00000000Function:The bits of this register serve as a mask for the interrupt sources found

Seite 54

58 DS605F2CS424286.21.2 CHANNEL MUTES SELECT (M_AOUTXX)Default = 111110 - Channel mute is not mapped to the MUTEC pin1 - Channel mute is mapped to the

Seite 55

DS605F2 59CS424286.22.3 FUNCTIONAL CONTROL (FUNCTIONX)Default = 00000Function:Mute Mode - If the pin is configured as a dedicated mute pin, the functi

Seite 56

6 DS605F2CS424281. CHARACTERISTICS AND SPECIFICATIONS (All Min/Max characteristics and specifications are guaranteed over the Specified Operating Cond

Seite 57

60 DS605F2CS424287. PARAMETER DEFINITIONSDynamic RangeThe ratio of the rms value of the signal to the rms sum of all other spectral components over th

Seite 58

DS605F2 61CS424288. APPENDIX A: EXTERNAL FILTERS8.1 ADC Input FilterThe analog modulator samples the input at 6.144 MHz (internal MCLK=12.288 MHz). Th

Seite 59

62 DS605F2CS424289. APPENDIX B: PLL FILTER9.1 External Filter Components9.1.1 GeneralThe PLL behavior is affected by the external filter component val

Seite 60 - 7. PARAMETER DEFINITIONS

DS605F2 63CS424289.1.3 Circuit Board LayoutBoard layout and capacitor choice affect each other and determine the performance of the PLL. Figure26 illu

Seite 61 - 8.2 DAC Output Filter

64 DS605F2CS4242810.APPENDIX C: ADC FILTER PLOTS -140-130-120-110-100-90-80-70-60-50-40-30-20-1000.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0Frequency

Seite 62 - 9. APPENDIX B: PLL FILTER

DS605F2 65CS42428 -10-9-8-7-6-5-4-3-2-100.40 0.43 0.45 0.48 0.50 0.53 0.55Frequency (normalized to Fs)Amplitude (dB) -0.10-0.08-0.05-0.030.

Seite 63 - 9.1.3 Circuit Board Layout

66 DS605F2CS4242811.APPENDIX D: DAC FILTER PLOTS0.4 0.5 0.6 0.7 0.8 0.9 1120100806040200Frequency(normalized to Fs)Amplitude (dB)0.4 0.42 0.44 0.46 0.

Seite 64 - 64 DS605F2

DS605F2 67CS424280 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.50.020.0150.010.00500.0050.010.0150.02Frequency(normalized to Fs)Amplitude (dB)0.45 0.46

Seite 65 -

68 DS605F2CS424280.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1120100806040200Frequency(normalized to Fs)Amplitude (dB)0.2 0.3 0.4 0.5 0.6 0.7 0.8120100806040200Fr

Seite 66 - 66 DS605F2

DS605F2 69CS424280.45 0.46 0.47 0.48 0.49 0.5 0.51 0.52 0.53 0.54 0.55109876543210Frequency(normalized to Fs)Amplitude (dB)0 0.05 0.1 0.15 0.2 0.250.2

Seite 67 - DS605F2 67

DS605F2 7CS42428ANALOG INPUT CHARACTERISTICS(TA = 25° C; VA = 5 V, VD = 3.3 V, Logic “0” = DGND =AGND = 0 V; Logic “1” = VLS = VLC = 5 V; Measurement

Seite 68 - 68 DS605F2

70 DS605F2CS4242812.PACKAGE DIMENSIONS THERMAL CHARACTERISTICSINCHES MILLIMETERSDIM MIN NOM MAX MIN NOM MAXA --- 0.55 0.063 --- 1.40 1.60A1 0.002 0.

Seite 69 - DS605F2 69

DS605F2 71CS4242813.ORDERING INFORMATION14.REFERENCES1) Cirrus Logic, Audio Quality Measurement Specification, Version 1.0, 1997.http://www.cirrus.com

Seite 70 - 64L LQFP PACKAGE DRAWING

72 DS605F2CS4242815.REVISION HISTORY Release Date ChangesF1 November 2005 Final Release • Added Revision History table on page 71. • Updated registers

Seite 71 - 14.REFERENCES

8 DS605F2CS42428A/D DIGITAL FILTER CHARACTERISTICS Notes:5. The filter frequency response scales precisely with Fs.6. Response shown is for Fs equal

Seite 72 - 15.REVISION HISTORY

DS605F2 9CS42428ANALOG OUTPUT CHARACTERISTICS(TA = 25° C; VA = 5 V, VD = 3.3 V, Logic “0” = DGND =AGND = 0 V; Logic “1” = VLS = VLC = 5V; Measurement

Kommentare zu diesen Handbüchern

Keine Kommentare