Cirrus-logic CRD5381 Bedienungsanleitung

Stöbern Sie online oder laden Sie Bedienungsanleitung nach Hardware Cirrus-logic CRD5381 herunter. Cirrus Logic CRD5381 User Manual Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 24
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 0
Copyright © Cirrus Logic, Inc. 2005
(All Rights Reserved)
http://www.cirrus.com
Audio A/D Converter w/ Asynchronous Decimation Filter
Reference Design
Features
Analog Performance
Advanced Multi-bit Delta-sigma Architecture
24-bit Conversion
120 dB Dynamic Range
-110 dB THD+N
Performance insensitivity to Input Clock Jitter
Digital Filter Characteristics
125 dB Stop-band Rejection
Phase-Matched Outputs
System Features
Output Sample Rate Determined by Input
Word, Left/Right, or Fsync Clock
No External Master Clock Required
Easily Scalable for Additional Channels
Sample Rates from 27 kHz to 192 kHz
Four-Channel Time-Division Multiplexed
Output
Two Independent Stereo, Left-Justified
Outputs
CS5381 A
Quad Speed
Slave Mode
CS5381 B
Quad Speed
Slave Mode
CS8421 A
Master Input
Slave Ouput
CS8421 B
Master Input
Slave Output
Differential Analog
Inputs 1-4
TDM ENABLE
TDM/SDOUT B
SDOUT A
2
2
22
LEFT
RIGHT
RIGHT
LEFT
PCM Data Ouput/
Serial Clock Input
Header, J4
TDM IN
LRCK INPUT SCLK INPUT
SDOUT
SDOUTSDIN
SDIN
SDOUT
SDOUT
MAY ‘05
DS563RD1
CRD5381
Seitenansicht 0
1 2 3 4 5 6 ... 23 24

Inhaltsverzeichnis

Seite 1 - Reference Design

Copyright © Cirrus Logic, Inc. 2005(All Rights Reserved)http://www.cirrus.comAudio A/D Converter w/ Asynchronous Decimation Filter Reference DesignFea

Seite 2 - Description

10 DS563RD1CRD5381Table 2 indicates the jumper options for J8 with the associated output data formats and some commonclock frequencies..Figure 6. Clo

Seite 3 - LIST OF FIGURES

DS563RD1 11CRD5381Figure 7. Status Indicator and Reset Header, J162.6 Analog InputsThe CRD5381 provides four fully differential analog inputs via J9,

Seite 4 - 1. SYSTEM OVERVIEW

12 DS563RD1CRD53813. BLOCK DIAGRAMPCM Data Ouput/Serial Clock Input HeaderCS5381 AQuad Speed Slave ModeCS5381 BQuad Speed Slave ModeCS8421 AMaster Inp

Seite 5 - 1.2.3 Clocking

DS563RD1 13CRD53814. SCHEMATICS Figure 9. Analog Inputs 1 & 2

Seite 6 - 1.2.5 Latency or Group Delay

14 DS563RD1CRD5381Figure 10. Analog Inputs 3 & 4

Seite 7 - 1.3 Filter Response

DS563RD1 15CRD5381 Figure 11. CS5381 & CS8421 Pair A

Seite 8 - 8 DS563RD1

16 DS563RD1CRD5381Figure 12. CS5381 & CS8421 Pair B

Seite 9 - 2. OPERATION

DS563RD1 17CRD5381 Figure 13. I/O Header and Miscellaneous

Seite 10 - 2.5 System Reset

18 DS563RD1CRD5381 Figure 14. Power

Seite 11 - 2.7 Power

DS563RD1 19CRD53815. LAYOUT Figure 15. Silk Screen

Seite 12 - 3. BLOCK DIAGRAM

2 DS563RD1CRD5381DescriptionThe combination of the CS5381 Analog-to-Digital Converter and CS8421 Asynchronous Sample Rate Converter creates an analog-

Seite 13 - 4. SCHEMATICS

20 DS563RD1CRD5381 Figure 16. Top Layer

Seite 14 - 14 DS563RD1

DS563RD1 21CRD5381Figure 17. Bottom Layer

Seite 15 - DS563RD1 15

22 DS563RD1CRD5381Figure 18. Power Plane

Seite 16 - 16 DS563RD1

DS563RD1 23CRD5381Figure 19. Ground Plane

Seite 17 - DS563RD1 17

24 DS563RD1CRD53816. REFERENCES[1] AN270- Audio A/D Conversion w/ Asynchronous Decimation Filter web page: http://www.cirrus.com[2] CS5381 - 120 dB,

Seite 18 - 18 DS563RD1

DS563RD1 3CRD5381TABLE OF CONTENTS1. SYSTEM OVERVIEW ...

Seite 19 - 5. LAYOUT

4 DS563RD1CRD53811. SYSTEM OVERVIEW1.1 Sample Clock Domain1.1.1 CS8421 Input Operational Mode Serial Audio Interface - Left-Justified. The selection o

Seite 20 - 20 DS563RD1

DS563RD1 5CRD53811.2 CS8421 Output and the Interface Clock Domain1.2.1 CS8421 Output System Clocking The CS8421 serial output is configured as a syste

Seite 21 - DS563RD1 21

6 DS563RD1CRD53811.2.5 Latency or Group DelayThe system latency, or group delay, is the sum of the CS5381 group delay and the CS8421 group delay.The l

Seite 22 - 22 DS563RD1

DS563RD1 7CRD53811.3 Filter ResponseThe transition-band response of the CRD5381 is due to the combination of the digital filtering performed by both t

Seite 23 - DS563RD1 23

8 DS563RD1CRD5381Figure 2. Transitional Band, 96 kHz OutFigure 3. Transitional Band, 192 kHz Out-120+0-115-110-105-100-95-90-85-80-75-70-65-60-55-50

Seite 24 - 7. REVISION HISTORY

DS563RD1 9CRD53812. OPERATION 2.1 Sample RateSampling Clock Domain - The Sampling clock domain includes the CS5381 A/D converter and the serialaudio i

Kommentare zu diesen Handbüchern

Keine Kommentare