Copyright © Cirrus Logic, Inc. 2005(All Rights Reserved)http://www.cirrus.comAudio A/D Converter w/ Asynchronous Decimation Filter Reference DesignFea
10 DS563RD1CRD5381Table 2 indicates the jumper options for J8 with the associated output data formats and some commonclock frequencies..Figure 6. Clo
DS563RD1 11CRD5381Figure 7. Status Indicator and Reset Header, J162.6 Analog InputsThe CRD5381 provides four fully differential analog inputs via J9,
12 DS563RD1CRD53813. BLOCK DIAGRAMPCM Data Ouput/Serial Clock Input HeaderCS5381 AQuad Speed Slave ModeCS5381 BQuad Speed Slave ModeCS8421 AMaster Inp
DS563RD1 13CRD53814. SCHEMATICS Figure 9. Analog Inputs 1 & 2
14 DS563RD1CRD5381Figure 10. Analog Inputs 3 & 4
DS563RD1 15CRD5381 Figure 11. CS5381 & CS8421 Pair A
16 DS563RD1CRD5381Figure 12. CS5381 & CS8421 Pair B
DS563RD1 17CRD5381 Figure 13. I/O Header and Miscellaneous
18 DS563RD1CRD5381 Figure 14. Power
DS563RD1 19CRD53815. LAYOUT Figure 15. Silk Screen
2 DS563RD1CRD5381DescriptionThe combination of the CS5381 Analog-to-Digital Converter and CS8421 Asynchronous Sample Rate Converter creates an analog-
20 DS563RD1CRD5381 Figure 16. Top Layer
DS563RD1 21CRD5381Figure 17. Bottom Layer
22 DS563RD1CRD5381Figure 18. Power Plane
DS563RD1 23CRD5381Figure 19. Ground Plane
24 DS563RD1CRD53816. REFERENCES[1] AN270- Audio A/D Conversion w/ Asynchronous Decimation Filter web page: http://www.cirrus.com[2] CS5381 - 120 dB,
DS563RD1 3CRD5381TABLE OF CONTENTS1. SYSTEM OVERVIEW ...
4 DS563RD1CRD53811. SYSTEM OVERVIEW1.1 Sample Clock Domain1.1.1 CS8421 Input Operational Mode Serial Audio Interface - Left-Justified. The selection o
DS563RD1 5CRD53811.2 CS8421 Output and the Interface Clock Domain1.2.1 CS8421 Output System Clocking The CS8421 serial output is configured as a syste
6 DS563RD1CRD53811.2.5 Latency or Group DelayThe system latency, or group delay, is the sum of the CS5381 group delay and the CS8421 group delay.The l
DS563RD1 7CRD53811.3 Filter ResponseThe transition-band response of the CRD5381 is due to the combination of the digital filtering performed by both t
8 DS563RD1CRD5381Figure 2. Transitional Band, 96 kHz OutFigure 3. Transitional Band, 192 kHz Out-120+0-115-110-105-100-95-90-85-80-75-70-65-60-55-50
DS563RD1 9CRD53812. OPERATION 2.1 Sample RateSampling Clock Domain - The Sampling clock domain includes the CS5381 A/D converter and the serialaudio i
Kommentare zu diesen Handbüchern