
44 DS470F4
CS8415A
15.3.3 Jitter Tolerance
Shown in Figure 20 is the Receiver Jitter Tolerance template as illustrated in the AES3 and IEC60958-4
specification. CS8415A parts used with the appropriate external PLL component values (as noted in
Table 6) have been tested to pass this template.
Figure 20. Jitter Tolerance Template
Kommentare zu diesen Handbüchern