Cirrus-logic CS5484 Bedienungsanleitung PDF herunterladen (Seite 43)

CS5484

DS981F3 43

6.6.10 Phase Sequence Detection and Control (PSDC) – Page 0, Address 48

Default = 0x00 0000

DONE Indicates valid count values reside in PSCNT[6:0].

0 = Invalid values in PSCNT[6:0]. (Default)

1 = Valid values in PSCNT[6:0].

PSCNT[6:0] Registers the number of OWR samples from the start time to the time when the next

zero crossing is detected.

[15:6] Reserved.

DIR Set the zero-crossing edge direction which will stop PSCNT count.

0 = Stop count at negative to positive zero-crossing - Rising Edge. (Default)

1 = Stop count at positive to negative zero-crossing - Falling Edge.

CODE[4:0] Write 10110 to this location to enable the phase sequence detection.

6.6.11 Checksum of Critical Registers (RegChk) – Page 16, Address 1

Default = 0x00 0000

This register contains the checksum of critical registers.

23 22 21 20 19 18 17 16

DONE PSCNT[6] PSCNT[5] PSCNT[4] PSCNT[3] PSCNT[2] PSCNT[1] PSCNT[0]

15 14 13 12 11 10 9 8

------ --

765432 10

- - DIR CODE[4] CODE[3] CODE[2] CODE[1] CODE[0]

MSB LSB

.....

1 2 ... 38 39 40 41 42 43 44 45 46 47 48 ... 66 67

Keine Kommentare

Cirrus-logic CS5484 Bedienungsanleitung Seite 43